

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.usplo.gov

APPLICATION NO	·. 1	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/791,501		03/01/2004	Martin Vorbach	2885/85	1856
26646	7590	05/15/2006		EXAM	INER
KENYON		YON LLP	TRUJILLO, JAMES K		
ONE BRO NEW YOR		0004	ART UNIT	PAPER NUMBER	
	,			2116	
				DATE MAILED: 05/15/2006	5

Please find below and/or attached an Office communication concerning this application or proceeding.

		•	\sim	
		Application No.	Applicant(s)	
		10/791,501	VORBACH ET AL.	
	Office Action Summary	Examiner	Art Unit	
		James K. Trujillo	2116	
eriod for	- The MAILING DATE of this communication app r Reply	ears on the cover sheet w	ith the correspondence address	
WHICI - Extens after S - If NO I - Failure Any re	DRTENED STATUTORY PERIOD FOR REPLY HEVER IS LONGER, FROM THE MAILING DATE is a solution of time may be available under the provisions of 37 CFR 1.11 SIX (6) MONTHS from the mailing date of this communication. Period for reply is specified above, the maximum statutory period version to reply within the set or extended period for reply will, by statute, apply received by the Office later than three months after the mailing of patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNI 36(a). In no event, however, may a will apply and will expire SIX (6) MON cause the application to become A	CATION. reply be timely filed VTHS from the mailing date of this communication. BANDONED (35 U.S.C. § 133).	
tatus				
1)🛛	Responsive to communication(s) filed on <u>01 M</u>	arch 2004.		
		action is non-final.		
<u> </u>	Since this application is in condition for allowar		ters, prosecution as to the merits is	
	closed in accordance with the practice under E	•	•	
ispositio	on of Claims			
4)⊠ (Claim(s) <u>4-9</u> is/are pending in the application.			
	la) Of the above claim(s) is/are withdraw	vn from consideration.		
	Claim(s) is/are allowed.			
	Claim(s) <u>4-9</u> is/are rejected.			
7) 🗌 (Claim(s) is/are objected to.			
8) 🗌 (Claim(s) are subject to restriction and/o	r election requirement.		
pplication	on Papers	·		
	The specification is objected to by the Examine	r		
	The drawing(s) filed on is/are: a) ☐ acce		by the Examiner	
	Applicant may not request that any objection to the		•	
	Replacement drawing sheet(s) including the correct	•	` '	
_	The oath or declaration is objected to by the Ex		• • • • • • • • • • • • • • • • • • • •	
riority u	nder 35 U.S.C. § 119			
	Acknowledgment is made of a claim for foreign	priority under 35 H.S.C. 8	\$ 119(a)-(d) or (f)	
	☑ All b) ☐ Some * c) ☐ None of:	priority under 55 5.5.5.	· · · · · · · · · · · · · · · · · · ·	
•	1. ☐ Certified copies of the priority documents	s have been received.		
	2.⊠ Certified copies of the priority documents		Application No. 08/946.810	
	3.☐ Copies of the certified copies of the prior			
	application from the International Bureau			
•	application from the international bareat	1 (FOI Nuie 17.2(a)).		

U.S. Patent and Trademark Office PTOL-326 (Rev. 7-05)

1) Notice of References Cited (PTO-892)

Paper No(s)/Mail Date 030104.

2) Notice of Draftsperson's Patent Drawing Review (PTO-948)
3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)

Attachment(s)

4) Interview Summary (PTO-413)
Paper No(s)/Mail Date. _____.

6) Other: _

5) Notice of Informal Patent Application (PTO-152)

Application/Control Number: 10/791,501 Page 2

Art Unit: 2116

DETAILED ACTION

1. The office acknowledges the receipt of the following and placed of record in the file:

Preliminary Amendment dated 3/1/04

2. Claims 4-9 are presented for examination.

Claim Rejections - 35 USC § 102

3. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- (e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.
- 4. Claims 4-7 and 9 rejected under 35 U.S.C. 102(e) as being anticipated by Durham et al., U.S. Patent 6,785,826.
- 5. Regarding claim 4, Durham teaches a data processing device, comprising:
 - a. an array of data processing unit (functional units 206, 210, 214 and 218, figure 2), the processing unit being connected to at least on one of a power supply line and a clock line (system clock 800 via unit clock 804, figure 8; system clock 800 via unit clock 904); and b. an enabling/disabling element configured (low power mode circuits of each functional unit include AND gates 802 figure 8; or MUXes 902, figure 9) to at least one

of:

i. enable or disable power supply to a number of the processing units, and

ii.

Art Unit: 2116

block full clock speed for the number of data processing units (the clock is

Page 3

either stopped or reduced for a particular functional unit, col. 7, line 34 through

col. 8, line 7);

iii. wherein the number is less than all of the processing units (each functional

unit controls its own power dissipation, col. 3, lines 44-48).

6. Regarding claim 5, Durham taught the data processing device according to claim 4, as

described above. Durham further teaches wherein the enabling/disabling element is adapted to

provide a clock to a number of the data processing units which is equal to 0 (Durham inherently

teaches that clocks all data processing units may be stopped, col. 3, lines 44-48).

7. Regarding claim 6, Durham taught the data processing device according to claim 4, as

described above. Durham further teaches wherein the enabling/disabling is adapted to be

handshake-driven (Durham uses Request lines 208, 214, 220 and 228 along with Status lines

210, 216, 222 and 228 to communicate status and requests which are interpreted to be

handshake-driven).

8. Regarding claim 7, Durham taught the data processing device according to claim 4, as

described above. Durham further teaches wherein each of the processing units is a reconfigurable

unit of a multi-dimensional array (each functional unit of Durham is reconfigurable because it

can change its operating mode, col. 3, lines 44-48).

9. Regarding claim 9, Durham taught the data processing device according to claim 4, as

described above. Durham further teaches wherein the enabling/disabling element is configured

to selectively block full clock speed for the number of data processing units (each functional unit

of Durham has clock control, col. 3, lines 44-48, figures 8 and 9).

Art Unit: 2116

Page 4

- 10. Claim 4, 5, 7-9 are rejected under 35 U.S.C. 102(e) as being anticipated by Gupta et al., U.S. Patent 5,996,083.
- 11. Regarding claim 4, Gupta teaches a data processing device comprising:
 - a. an array of data processing units (FU_1 - FU_2 , figure 2), the data processing units being connected to at least one of a power supply line (removing power to functional unit, col.
 - 4, lines 5-7; figure 6 and corresponding text) and a clock line (col. 3, line 67 through col.
 - 4, line 5; figures 3-5 and corresponding text); and
 - b. an enabling/disabling element configured (power control 108, figure 2) to at least one of:
 - i. enable or disable power supply to a number of the processing units (removing power to the functional units, col. 4, lines 5-7), and
 - ii. block full clock speed for the number of data processing units (col. 3, line 67 through col. 4, line 5);
 - iii. wherein the number is less than all of the processing units (each functional may be provided with it own clock and power control col. 3, lines 47-51; figures 3-6 and corresponding text).
- 12. Regarding claim 5, Gupta taught the data processing device according to claim 4, as described above. Gupta further teaches wherein the enabling/disabling element is adapted to provide a clock to a number of the data processing units which is equal to 0 (all or none of the processing units of Gupta may be enabled or disabled, col. 3, lines 47-51; figures 3-5 and corresponding text).

Art Unit: 2116

13. Regarding claim 7, Gupta taught the data processing device according to claim 4, as described above. Gupta further teaches wherein each of the processing units is a reconfigurable unit of a multi-dimensional array (each processing unit of Gupta is reconfigurable because it can change its operating mode, col. 3, line 64 through col. 4, line 5).

Page 5

- Regarding claim 8, Gupta taught the data processing device according to claim 4, as 14. described above. Gupta further teaches wherein the enabling disabling element is configured to selectively enable or disable power supply to the number of data processing units (figure 6 and corresponding text).
- 15. Regarding claim 9, Gupta taught the data processing device according to claim 4, as described above. Gupta further teaches wherein the enabling/disabling element is configured to selectively block full clock speed for the number of data processing units (figures 3-5 and corresponding text).
- 16. Claim 4, and 7 are rejected under 35 U.S.C. 102(b) as being anticipated by Hansen et al., U.S. Patent 4,498,134.
- 17. Regarding claim 4, Hansen teaches a data processing device comprising:
 - a. an array of data processing units (segregatable Array Processor 61), the data processing units being connected to at least one of a power supply line (col. 34, lines 48-63) and a clock line; and
 - b. an enabling/disabling element configured (the Segregator Functional Plane, col. 34, lines 48-63) to at least one of:

Art Unit: 2116

i. enable or disable power supply to a number of the processing units (electrically sever connection to unused or inactive functional planes to reduce power of the array processor, col. 34, lines 48-63), and

Page 6

- ii. block full clock speed for the number of data processing units;
- c. wherein the number is less than all of the processing units (only unused planes are disabled, col. 34, lines 48-63).
- 18. Regarding claim 7, Hansen taught the data processing device according to claim 4, as described above. Hansen further teaches wherein each of the processing units is a reconfigurable unit of a multi-dimensional array (each processing unit of Hansen is reconfigurable because it can change its operating mode and each is part of an array of processors 61 comprised of processors 60, figure 1, col. 5, lines 40-49, and col. 34, lines 23-63).

Conclusion

19. Any inquiry concerning this communication or earlier communications from the examiner should be directed to James K. Trujillo whose telephone number is (571) 272-3677. The examiner can normally be reached on M-F (8:00 am - 5:30 pm).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Lynne Browne can be reached on (571) 272-3670. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Art Unit: 2116

Page 7

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

> James K. Trujillo Patent Examiner

Technology Center 2100